Memory mapped

Memory mapped

• IEEE 1212-1991 Control and Status Register architecture
• 64 bit address space
  • 10 bit bus id (1023 busses maximum in a network)
  • 6 bit node id (63 nodes maximum on a bus)
  • 48 bit address within the node

Previous slide

Next slide

Back to the first slide

View Graphic Version